​

Verilog Package Manager (VPM)

VPM is a powerful package manager for Verilog projects, currently being piloted at Stanford and UC Berkeley. It’s designed to streamline the management, reuse, and communication of IP cores and dependencies in hardware design workflows, significantly accelerating your design process.

​

Features

• Module Management: Easily include, update, and remove modules in your project.
• Documentation Generation: Automatically create comprehensive documentation for your Verilog modules.
• Dependency Handling: Manage project dependencies with ease.
• Simulation Support: Simulate your Verilog files directly through VPM.
• Tool Integration: Seamlessly install and set up open-source tools for your project.
• File Generation: Automatically generate necessary files like .f, .svh, .xcd, and .tcl.

​

Plans

VPM offers different plans to cater to various user needs. Here’s an overview of our plans:

Choose the plan that best fits your needs and scale of operations. For more details on each plan or to request an Enterprise quote, please contact us at team@getinstachip.com.